Evaluation of P/S Frames on port in CP0 wrong - sync not started - no IO data updates

The P/S Frames on port evaluation in CP0 was wrong.
This caused under some circumstances (single line with S-Frames and the device at the end of the line) that the stack did not start sync. So no sync interrupts called if configured clock synchronous communication and no IO data exchanged in CP4.