Optimize send clock change delays

When switching from one sendclock to another, an unexpected delay of up to 10ms might be observed. Since we expect only modulo-2 sendclocks this can be optimized.