ISR accessing global registers not realy necessary in DPM mode

In the ISR on DPM mode IRQState0 and 1 are read and written to clear the interrupts. This is not really necessary if the firmware handles IRQ sources correctly. Because interrupt is cleared by reading the handshake flags.
This was a workaround if the firmware has more IRQ sources active then the defined channels.